QUOTE(ipohps3 @ Oct 16 2023, 09:47 PM)

Clear photo
what you want to said actually?
This post has been edited by plouffle0789: Oct 16 2023, 09:54 PM
Micron 45th anniversary - historic day at Penang
|
|
Oct 16 2023, 09:51 PM
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,836 posts Joined: May 2010 |
|
|
|
|
|
|
Oct 16 2023, 09:52 PM
Show posts by this member only | IPv6 | Post
#42
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,075 posts Joined: Oct 2022 |
|
|
|
Oct 16 2023, 09:52 PM
|
![]() ![]()
Junior Member
105 posts Joined: May 2009 From: palaoxko |
Inb4 fantasy1989
Owai- topkek |
|
|
Oct 16 2023, 09:56 PM
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,974 posts Joined: Dec 2011 |
QUOTE(vapanel @ Oct 16 2023, 09:52 PM) doesn't matter just want to say A&T is at the low end of the semicon value chain. just the quality checks for manufacturing. the high value ones are R&D (POC, TR , EC, POR) for architecture and microarchitecture of the IP/SoC design, integration, and verification at RTL level and at Gate level including physical, structural, and circuit designs and verification (ie from RTL to GDS II) and silicon wafer fabrication at foundry (also includes the standard cell library and PDK designs). after these, are low value in the semicon industry chain. This post has been edited by ipohps3: Oct 16 2023, 10:46 PM |
|
|
Oct 16 2023, 09:57 PM
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,974 posts Joined: Dec 2011 |
|
|
|
Oct 16 2023, 09:58 PM
Show posts by this member only | IPv6 | Post
#46
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,151 posts Joined: Jun 2013 From: Aboveground |
ipohps3 liked this post
|
|
|
|
|
|
Oct 16 2023, 10:05 PM
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,015 posts Joined: Jun 2011 |
Super cheapskate with suppliers
|
|
|
Oct 16 2023, 10:07 PM
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,836 posts Joined: May 2010 |
QUOTE(ipohps3 @ Oct 16 2023, 09:56 PM) doesn't matter Thanks for your sharing.just want to say A&T is at the low end of the semicon value chain. just the quality checks for manufacturing. the high value ones are R&D (POC, TR , EC, POR) for IP/SoC/IC design, integration, and verification at RTL and Gate level (ie from RTL to GDS II) and silicon wafer fabrication at foundry (also includes the standard cell library and PDK designs) . after these, are low value in the semicon industry chain. You worked in semiconductor industry very long time? the most important and valuable steps in the semiconductor industry involve research and development (R&D) for designing and testing chips (IP/SoC/IC) at different stages, from the initial design (RTL) to the final product (GDS II), as well as making the physical silicon wafers in factories (foundries). This also includes creating standard cell libraries and design kits. These early stages are where a lot of innovation happens and hold the most value. After that, the later stages in the semiconductor manufacturing process are considered less valuable in the industry. R&D: Research and Development - This is the process of creating and improving new technologies, products, or processes. POC: Proof of Concept - It's a stage where you create a prototype to test whether your idea or technology is feasible. TR: Technology Research - This involves studying and investigating new technologies or methods. EC: Engineering and Design - This step includes the detailed design and engineering work for creating a product or technology. POR: Product or Process Optimization - This phase is about refining and improving the final product or manufacturing process to make it as efficient and effective as possible. RTL: RTL stands for Register-Transfer Level. It's an intermediate stage in integrated circuit (IC) design. At this stage, designers describe the behavior of the digital components in the IC using registers and the data transfers between them. RTL is closer to a human-readable description of the logic and functionality of the chip. GDS II: GDS II (short for Graphic Data System II) is a file format used in semiconductor design and manufacturing. It represents the final, highly detailed layout of all the components and interconnections on the silicon wafer. GDS II files are used to fabricate the actual physical semiconductor chip. So, from RTL to GDS II represents the transition from a high-level, functional description of the chip (RTL) to the detailed layout and design that will be used to create the physical chip (GDS II). It's a critical step in the semiconductor manufacturing process. |
|
|
Oct 16 2023, 10:13 PM
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,974 posts Joined: Dec 2011 |
QUOTE(plouffle0789 @ Oct 16 2023, 10:07 PM) nope. just few years only. if you work at Intel which controls the whole semicon chain, then you got the chance to know all this by interacting with people from different departments, read semicon news, and attending internal talks organised by different groups. as an engineer, you can only concentrate and be master in the small area along the semicon chain which involves a lot of different expertise from various fields.This post has been edited by ipohps3: Oct 16 2023, 10:16 PM |
|
|
Oct 16 2023, 10:44 PM
|
![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]()
All Stars
10,477 posts Joined: Jan 2003 From: Sarawak |
QUOTE(ipohps3 @ Oct 16 2023, 09:56 PM) doesn't matter Hi level = Israeljust want to say A&T is at the low end of the semicon value chain. just the quality checks for manufacturing. the high value ones are R&D (POC, TR , EC, POR) for architecture and microarchitecture of the IP/SoC design, integration, and verification at RTL level and at Gate level including physical, structural, and circuit designs and verification (ie from RTL to GDS II) and silicon wafer fabrication at foundry (also includes the standard cell library and PDK designs) . after these, are low value in the semicon industry chain. Lo level = Malaysia am I right? |
|
|
Oct 16 2023, 10:45 PM
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,974 posts Joined: Dec 2011 |
|
|
|
Oct 18 2023, 10:59 AM
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,782 posts Joined: Jul 2022 |
|
|
|
Oct 18 2023, 11:05 AM
|
![]() ![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
4,234 posts Joined: Sep 2006 |
|
|
|
|
|
|
Oct 18 2023, 11:11 AM
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,782 posts Joined: Jul 2022 |
|
|
|
Oct 18 2023, 11:59 AM
|
![]() ![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
4,234 posts Joined: Sep 2006 |
|
|
|
Oct 18 2023, 12:11 PM
|
![]() ![]() ![]() ![]() ![]() ![]()
Senior Member
1,782 posts Joined: Jul 2022 |
|
| Change to: | 0.0142sec
0.63
5 queries
GZIP Disabled
Time is now: 15th December 2025 - 05:10 AM |