Welcome Guest ( Log In | Register )

Outline · [ Standard ] · Linear+

> SPI 1M E8xxx Database/Challange, Air/Liquid

views
     
sup3rfly
post Jan 9 2009, 06:10 PM

Techno Slave
******
Senior Member
1,561 posts

Joined: Jan 2003
From: 秋葉原電気街


QUOTE(cstkl1 @ Jan 9 2009, 12:50 PM)
this is really getting out of hand
then somebody going to start each thread for different kind of pi scores by different procs

just doesnt make sense
think will start a pi thread for 920
one for 940
and one for 965
and then one for dual channel ddr3
then one for triple channel ddr3
and then one for 1N
then another for 2N
then one for Xp
then one for vista 64 bit
then one for vista 32bit
*
well consolidation needed here... put all 1m in 1 single thread like my 32m battle... it features core i7 as well.... ppl who run dual channels will be slower than triple channel... but thats personal preference.... if u wan to get in top places u better get a triple channel... else dun blame anyone for having triple channel and faster than the dual channel blush.gif

 

Change to:
| Lo-Fi Version
0.0179sec    0.36    7 queries    GZIP Disabled
Time is now: 30th July 2021 - 05:00 AM