i wouldnt say vhdl is outdated la. verilog is more readable as its closer to C (so maybe perhaps easier to grasp), vhdl offer more direct control over your states. in the end it all depends on the developer's preference. for me its still vhdl, though not touching it for 2 years makes me a beginner once again .